# THE PATH TO EXASCALE COMPUTING


Bill Dally


Chief Scientist and Senior Vice President of Research



## The Goal:

Sustained ExaFLOPs on problems of interest





# **Exascale Challenges**

Energy efficiency

Programmability

Resilience


- Sustained performance on real applications
- Scalability


#### **NVIDIA's ExaScale Vision**

- Energy efficiency
  - Hybrid architecture, efficient architecture, aggressive circuits, data locality
- Programmability
  - Target-independent programming, adaptation layer, agile network, hardware support
- Resilience
  - Containment domains, low SDC
- Sustained performance on real applications
- Scalability

#### **NVIDIA's ExaScale Vision**

- Energy efficiency
  - Hybrid architecture, efficient architecture, aggressive circuits, data locality
- Programmability
  - Target-independent programming, adaptation layer, agile network, hardware support
- Resilience
  - Containment domains, low SDC
- Sustained performance on real applications
- Scalability





# **Energy Efficiency**

### Its not about the FLOPs

DFMA 0.01mm² 10pJ/OP – 2GFLOPs

A chip with 10<sup>4</sup> FPUs:

100mm<sup>2</sup>

200W

20TFLOPS

Pack 50,000 of these in racks

1EFLOPS


10MW



# Overhead


Locality

# Heterogeneous Node



# **CPU** 130 pJ/flop (Vector SP)

Optimized for Latency Deep Cache Hierarchy




Haswell 22 nm

# **GPU** 30 pJ/flop (SP)

Optimized for Throughput


**Explicit Management** of On-chip Memory



Maxwell 28 nm

# **CPU** 2nJ/flop (Scalar SP)

Optimized for Latency Deep Cache Hierarchy




Haswell 22 nm

# **GPU** 30 pJ/flop (SP)


Optimized for Throughput

**Explicit Management** of On-chip Memory



Maxwell 28 nm


# How is Power Spent in a CPU?




Dally [2008] (Embedded in-order CPU)

Natarajan [2003] (Alpha 21264)

Payload Arithmetic . 20pJ Overhead 980pJ






Payload Arithmetic 20pJ

Overhead 20pJ


### **Energy-Efficient Architecture**

- See Steve Keckler's Booth Talk Wednesday 2:30PM
- How to reduce energy 10x when process gives 2x
  - Do Less Work
  - Eliminate redundancy, waste, and overhead
  - Move fewer bits over less distance
  - Move data more efficiently


# **Communication Energy**




# Charge-Recycled Signaling (CRS)





Reduces on-chip signaling energy by 4x





# Ground-Referenced Signaling (GRS)






Eye Diagram from Probe








Test Chip #2 fabricated on production GPU


# **Programmability**

# Target-Independent Programming



# Legion Programming Model

**Enabling Powerful Program Analysis** 




Machine-Independent Specification

Tasks: decouple control from machine

Logical regions: decouple program data from machine

Sequential semantics

Analysis!





Why it matters

Reduce programmer pain


Extract ALL parallelism

Easily transform and remap programs for new machines

## Comparison with MPI+OpenACC

#### The power of program analysis


Weak scaling results on Titan out to 8K nodes



As application and machine complexity increases, the performance gap will grow.

# Scalability

# System Sketch



### Heterogenous Network Requirements

- GPUs present unique requirements on network
  - 10<sup>4</sup> 10<sup>5</sup> threads initiating transactions
  - Can saturate 150GB/s NVLINK bandwidth
- In addition to HPC requirements not met by commodity networks
  - Scalable BW up to 200GB/s per endpoint
  - <1us end-to-end latency at 16K endpoints</p>
  - Scale to 128K endpoints
  - Load balanced routing
  - Congestion control
- Operations: Load/Store, Atomics, Messages, Collectives

#### Conclusion

- **Energy Efficiency** 
  - Reduce overhead with Throughput cores
  - **Efficient Signaling Circuits**
  - **Enhanced Locality**
- Programming 10<sup>10</sup> Threads
  - Target-independent programming mapping via tools
- System Sketch
  - **Efficient Nodes**
  - **GPU-Centric network**

